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 I
 
摘    要 
 
本课题研究目的是开发 RENESAS公司的 SH-2兼容微控制器、提出针
对 RISC微控制器的有效验证流程，并进行 AC’97音频编解码的 SOC应用
方案研究。 
本文通过研究 CPU 设计方法并参考多种 RISC 流水线架构，设计出完
全兼容 SH-2的 RISC微控制器，其特点是具备 RISC形式指令集，16个 32
位通用寄存器，所有指令 16位定长，基于 5级流水线结构，一般指令可单













段和策略，并把 ABV 和可验证性设计方法成功应用到 RISC 验证中。实验
证明，本文提出的验证流程简单有效，节省验证工作量，可缩短 SOC 开发
周期。 
该兼容 RISC 如经过进一步深入研究后升级，还可兼容 SuperH 系列更
高级别的微处理器并将具备更多 DSP 功能。这也是本文研究课题的另一个
意义所在。 


















The dissertation mainly focused on the development of the compatible 
RISC of RENESAS’ SH-2 and the efficient verification flow fit to RISC. Then 
with the compatible RISC core, the paper studied on the implementation of SOC 
system for AC97 codec appliction  
The paper investigated the different CPU design methods and arichitectures 
for RISC pipeline, then successeed in the design of compatible RISC core. The 
RISC has reduced instructions set. All instruction has 16-bit fixed length. Based 
on 5 stages of pipelines, it has 16 units of 32-bit general-purpose registers. Most 
of its instruction can be done in one cycle. The RISC also has 32-bit inter and 
outer bus architectures, so it has some DSP fucations. The paper applied the 
ASM method in design and divided the design flow into 3 partitions: pure 
behavior stage, mix mode and pure architecture stage. 
After built the RISC core, the paper turned to study the verification 
methodology. Concerned with the RISC structure, the paper applied the 
“white-box” and “grey-box” methods on the component level and system level 
verification, and used EBV, CBV and TBV means to realized the random strategy, 
layer packaging and verification reusable. Based on the random strategy and 
Hw/Sw Co-verification method, the paper appied the ABV technique to complete 
the formal verification. The paper still used the design-for-verification technique 
to facilitate the single-step instruction verification. The verification process was 
evaluated by code-coverage check. Finally, the paper went on to study on the 
AC97 codec SOC implementation based on the compatible RISC core. 
SH-2 is a successful RISC core of RENESAS company that has widely 
application, so that the success of the compatible RISC development has its 
practical meaning. The verification flow has strong pertinency with RISC. 
Especially, the applications of ABV and DFV techniques can largly improve the 
verification efficiency and shorten the developing period. 
The compatible RISC still has wide upgrade space. With further study and 
development, the RISC core will have more DSP fucations. This is another 
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第一章   绪 论 
 
1.1 RISC 的定义与特点  
RISC（Reduced Instruction Set Computer）的全称是精简指令计算机。









和 SH-DSP，三个型号的 RISC的指令系统是向下兼容的。 
 
表 1-1 SH-2性能特征[2] 
结  构 源自 Hitachi体系结构，32位内部数据结构 
通用寄存器 16个 32位通用寄存器;3个 32位控制寄存器，4个 32位系统寄存器 




16bit X 16bit需 1-2个周期；32bit X 32bit需 2-4个周期；乘/加操作：
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SH-1和 SH-2 CPU具有 RISC形式的指令集；一般指令可单周期完成，
大大提高了指令运行速度。CPU有内部 32位结构，具备一定的 DSP能力。








支持 SuperH 体系结构，且很容易免费通过 GNU 官方网站或者相关网络资
源得到。 
SH-2是 Renesas公司的主流 CPU核，是该公司 MCU（微控制器）产







1.3 验证工作在 VLSI 设计的重要性 
 




















































专业提供 IP（Intellectual Property）的公司也因此应运而生。美国 Dataquest
咨询公司将半导体产业的 IP定义为用于 ASIC、ASSP、PLD等当中，并且
是预先设计好的电路功能模块。IP又分为软 IP、固 IP和硬 IP三种[6]。Renesas
公司的产品为何能以其优异的性能迅速占领电子与信息市场，其最主要的原








法得知的。我只能从 Renesas 公开的 SH-2 的一些资料比如编程手册得到相
关信息。根据这些资料的信息，本人使用 Verilog HDL硬件描述语言，从简
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 5
括仿真（Simulation）、软硬件联合验证、静态网表验证 (Static Netlist 
Verification)、物理验证(Physical Verifiation)。还有些验证手段，专门针对设
计特性，或提供某些方面的特殊保障，其中有：形式模型（Formal Model）、








论文在最后，以 AC’97音频编解码方案为例，进行基于 SH-2兼容 RISC
的 SOC应用的尝试。 
通过上面所做工作，本文对应用先进的 EDA设计语言和工具提升设计






容 RISC的有效验证流程，并进行 AC’97音频编解码的 SOC应用方案研究。
各章节内容安排如下： 
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